This is the second last step in the representation selection compiler pass. Each vreg is assigned a machine representation which is any of the representations in the cpu.architecture